



|                    |   |
|--------------------|---|
| <b>Title</b>       | <b>HfON/LaON as charge-trapping layer for nonvolatile memory applications</b>   |
| <b>Author(s)</b>   | <b>Huang, X; Lai, PT</b>  |
| <b>Citation</b>    | <b>The 8th IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC 2012), Bangkok, Thailand, 3-5 December 2012. In Conference Proceedings, 2012, p. 1-3</b> |
| <b>Issued Date</b> | <b>2012</b>   |
| <b>URL</b>         | <b><a href="http://hdl.handle.net/10722/191646">http://hdl.handle.net/10722/191646</a></b>  |
| <b>Rights</b>      | <b>IEEE Conference on Electron Devices and Solid-State Circuits Proceedings. Copyright © IEEE.</b>  |

# HfON/LaON as Charge-Trapping Layer for Nonvolatile Memory Applications

X. D. Huang, P. T. Lai

Department of Electrical and Electronic Engineering

The University of Hong Kong, Hong Kong

laip@eee.hku.hk

**Abstract**— The charge-trapping characteristics of HfON/LaON composite film (denoted as HfLaON) were investigated based on an Al/Al<sub>2</sub>O<sub>3</sub>/HfLaON/SiO<sub>2</sub>/Si (MONOS) capacitor. The physical properties of the high-*k* film were analyzed by transmission electron microscopy and electron diffraction spectroscopy. Compared with another MONOS capacitor with nitrided La<sub>2</sub>O<sub>3</sub> as charge-trapping layer, the one with HfLaON showed better memory characteristics in terms of larger memory window, higher program speed (6.3 V at +14 V for 100  $\mu$ s), and smaller charge loss (8.2% after 10<sup>4</sup> sec), due to the HfLaON composite film exhibiting an amorphous structure and the suppressed formation of an interlayer at the HfLaON/SiO<sub>2</sub> interface.

**Keywords**—nonvolatile memory; charge-trapping; HfLaON.

## I. INTRODUCTION

Charge-trapping flash memories with Metal-Oxide-Nitride-Oxide-Si (MONOS) structure have attracted increasing attention as a promising candidate for next-generation nonvolatile memories, mainly due to their lower power consumption, higher reliability, and stronger scaling ability than their floating-gate counterparts [1]–[5]. Si<sub>3</sub>N<sub>4</sub> was the first dielectric used as the charge-trapping layer (CTL). Then, many efforts have been spent to study high-*k* dielectrics as CTL for continually scaling the cell size and improving the charge-storage capacity [1]–[5]. Among various high-*k* dielectrics, La<sub>2</sub>O<sub>3</sub> is a promising candidate as CTL, mainly because of its high dielectric constant, proper conduction-band offset with Si, and deep traps [2], [6]. Moreover, previous work has demonstrated that the charge-trapping characteristics of La<sub>2</sub>O<sub>3</sub> can be further improved by nitrogen incorporation in terms of higher program/erase (P/E) speeds and better data retention [5]. However, La<sub>2</sub>O<sub>3</sub> is easy to react with the SiO<sub>2</sub> tunneling oxide, resulting in a La-silicate interlayer at the La<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> interface after post-deposition annealing [5], [7]. The formation of this interlayer consumes the SiO<sub>2</sub>, and the traps associated with the interlayer can also act as a medium to accelerate stored electrons escaping through the CTL into the Si substrate [4]. Therefore, it is harmful to the data retention of the memory device. On the other hand, HfON, which shows a smaller dielectric constant ( $\sim 22$ ) than La<sub>2</sub>O<sub>3</sub> ( $\sim 30$ ) [3], [6], is well-known for its thermodynamic stability with SiO<sub>2</sub>; consequently, a good interface can be expected between HfON and SiO<sub>2</sub> [6]. Both La<sub>2</sub>O<sub>3</sub> and HfON films present

poor thermal stability with a low crystallization temperature; on the contrary, it is widely reported that the HfLaON composite film displays better thermal stability with a higher crystallization temperature than the HfON or La<sub>2</sub>O<sub>3</sub> film [8]. Therefore, based on MONOS capacitors, this work aims to study the charge-trapping characteristics of HfLaON by comparing with nitrided La<sub>2</sub>O<sub>3</sub>.

## II. EXPERIMENTS

MONOS capacitors were fabricated on p-type (100) substrate. After a standard RCA cleaning, 2-nm SiO<sub>2</sub> tunneling layer (TL) was grown on the wafer by thermal dry oxidation. Then, 2-nm HfON was deposited as the CTL on the SiO<sub>2</sub> by reactive sputtering using a Hf target in a mixed Ar and N<sub>2</sub> ambient. Following that, 2-nm La<sub>2</sub>O<sub>3</sub> was deposited *in situ* also as the CTL using a La<sub>2</sub>O<sub>3</sub> target in an Ar/N<sub>2</sub> ambient. Then, 15-nm Al<sub>2</sub>O<sub>3</sub> as blocking layer (BL) was deposited by means of atomic layer deposition using trimethyl-aluminum (Al(CH<sub>3</sub>)<sub>3</sub>) and H<sub>2</sub>O as precursors at 300 °C. Then, the samples went through a post-deposition annealing (PDA) in N<sub>2</sub> ambient at 850 °C for 30 s. In the next step, Al was evaporated and patterned as gate electrode with a diameter of 100  $\mu$ m. Finally, Al was also evaporated at the wafer backside to form ohmic contact, followed by forming-gas annealing at 300 °C for 20 min. For comparison, a control device with 4-nm nitrided La<sub>2</sub>O<sub>3</sub> layer as CTL was also fabricated using the same process as mentioned above. The MONOS devices with and without Hf incorporation are denoted as HfLaON and LaON respectively. The physical characteristics of the high-*k* dielectric films were obtained by transmission electron microscopy (TEM) and electron diffraction spectroscopy (EDS). The electrical characteristics of the memory capacitors were measured by HP4284A LCR meter and HP4156A semiconductor parameter analyzer. The Fowler-Nordheim method by applying a gate voltage ( $V_G$ ) between the gate electrode and the substrate was used to program/erase the memory devices.

## III. RESULTS AND DISCUSSION

The inset of Fig. 1 shows the cross-sectional TEM image of the HfLaON sample, from which the thickness of each layer (SiO<sub>2</sub>/HfLaON/Al<sub>2</sub>O<sub>3</sub>) is determined to be 2.0 nm/3.8 nm/14.6 nm respectively. Moreover, an abrupt interface between the HfLaON and SiO<sub>2</sub> tunneling oxide is also

observed, indicating negligible formation of an interlayer at the HfLaON/SiO<sub>2</sub> interface. The compositional depth profile of the HfLaON sample is also shown in Fig. 1, where the Hf element is located closer to the Si substrate than the La element. This observation is in accordance with the deposition sequence, and contributes to a good HfLaON/SiO<sub>2</sub> interface, because Hf is chemically more stable than La when contacting with SiO<sub>2</sub> [5]-[7]. The atomic ratio of La/(La+Hf) in the HfLaON composite film is calculated to be 46 % from the EDS analysis, and this high La content is helpful to keep the HfLaON film amorphous even at a high annealing temperature up to 1000 °C [8].






Fig. 1. Compositional depth profile of the HfLaON sample along the designated route in the inner TEM image (A→B). The inset shows the cross-sectional TEM image of the HfLaON sample.

Fig. 2 shows the P/E transient characteristics of the HfLaON and LaON samples, where the HfLaON sample displays higher P/E speeds and larger memory window than the LaON one under the same operating conditions. As  $V_G$  is increased from +10 V to +14 V with a pulse width of 100  $\mu$ s, the  $V_{FB}$  shift ( $\Delta V_{FB}$ ) increases from 3.0 V to 4.4 V for the LaON sample. For comparison, the HfLaON sample shows a  $\Delta V_{FB}$  increasing from 3.2 V to 6.3 V under the same conditions, demonstrating its higher program speed, which is especially obvious under higher operating voltages. The higher P/E speeds should be due to the higher charge-trapping efficiency of the HfLaON sample with an amorphous HfLaON composite film as the CTL. For the LaON sample, its LaON film shows poly-crystalline structure [5], where the grain boundaries can provide a leakage path to facilitate electrons escaping from the CTL to the gate electrode rather than being trapped in the charge-trapping film, thus leading to a lower trapping efficiency [1], [5]. In addition, due to the shortened tunneling path, the electrons stored in the traps associated with the non-stoichiometric interlayer at the CTL/SiO<sub>2</sub> interface are also easier to escape from the CTL into the Si substrate than those located in the bulk traps [4]. The above phenomena are more severe under higher electric field ( $E_{ox}$ ), corresponding to higher  $V_G$  applied on the memory device, because the tunneling probability increases rapidly with the  $E_{ox}$ . This should be the reason that the HfLaON sample exhibits a much higher program speed than the LaON one at higher gate voltage (6.3 V versus 4.4 V at +14 V for 100  $\mu$ s)

compared with that operated at lower gate voltage (3.2 V versus 2.9 V at +10 V for 100  $\mu$ s).



(a)



(b)

Fig. 2. (a) Program and (b) erase transient characteristics of the MONOS capacitors with and without Hf incorporation.

Fig. 3(a) shows the retention characteristics of the HfLaON and LaON samples measured at room temperature. For fair comparison, both samples are programmed to obtain a similar initial  $\Delta V_{FB}$ . With an initial  $\Delta V_{FB}$  of about  $\sim 3.1$  V, the decay rate of the data retention is 65 mV/dec and 80 mV/dec for the HfLaON and LaON samples respectively. The worse data retention of the LaON sample should be ascribed to the poly-crystalline structure of the LaON film, where the electrons trapped along the grain boundaries are easier to escape, thus deteriorating the data retention [1], [5]. Moreover, the formation of La silicate interlayer at the CTL/SiO<sub>2</sub> interface could also contribute to its poor retention property, because the traps associated with the interlayer can accelerate the charge loss [4]. It is also observed in Fig. 3(b) that the charge loss ( $Q_{loss}$ ) is dependent on the initial  $V_{FB}$  level, where the charge loss of the higher- $V_{FB}$  state is more severe than that of the lower- $V_{FB}$  state. It is reported that the injected electrons tend to fill firstly the deep traps and then the shallow ones under the program mode [9]. The electrons in the shallow traps are easier to escape than those in the deep traps during the retention mode, thus leading to more severe charge loss for the higher- $V_{FB}$  state. This is the situation for both HfLaON and LaON samples here.

Furthermore, the charge-loss ratio, which is defined as the ratio of  $Q_{\text{loss}}$  after  $10^4$  s between the LaON and HfLaON samples, is higher for the higher- $V_{\text{FB}}$  state than for the lower- $V_{\text{FB}}$  state, indicating more shallow traps in the LaON sample.




Fig. 3. (a) Retention characteristics of the HfLaON and LaON samples with different initial  $V_{\text{FB}}$  levels measured at room temperature. (b) Charge loss rate after  $10^4$  s under different initial  $V_{\text{FB}}$  levels for the HfLaON and LaON samples.

#### IV. CONCLUSIONS

In summary, the charge-trapping characteristics of HfLaON composite film are investigated based on MONOS-type capacitor. The memory device with HfLaON as the charge-trapping layer shows larger memory window, higher P/E speeds and better data retention than the one with nitrided  $\text{La}_2\text{O}_3$  as the charge-trapping layer. Therefore, the HfLaON film is a promising charge-trapping layer for high-performance nonvolatile memory applications.

#### REFERENCES

- [1] Y. H. Wu, L. L. Chen, J. R. Wu, M. L. Wu, C. C. Lin and C. H. Chang, "Nonvolatile memory with nitrogen-stabilized cubic-phase  $\text{ZrO}_2$  as charge-trapping layer," *IEEE Electron Device Lett.*, vol. 31, no. 9, pp. 1008-1010, Sep. 2010.
- [2] J. K. Hyo, S. Y. Cha and D. J. Choi, "Memory characteristics of  $\text{Al}_2\text{O}_3/\text{La}_2\text{O}_3/\text{Al}_2\text{O}_3$  multi-layer films with various blocking and tunnel oxide thicknesses," *Mat. Sci. Semcond. Process.*, vol. 13, no. 1, pp. 9-12, Feb. 2010.
- [3] H. J. Yang, C. F. Cheng, W. B. Chen, S. H. Lin, F. S. Yeh, S. P. McAlister and A. Chin, "Comparison of MONOS memory device integrity when using  $\text{Hf}_{1-x}\text{N}_x\text{O}_y$  trapping layers with different N compositions," *IEEE Trans. Electron Devices*, vol. 55, no. 6, pp. 1417-1423, Jun. 2008.
- [4] X. D. Huang, J. K. O. Sin and P. T. Lai, "Fluorinated  $\text{SrTiO}_3$  as charge-trapping layer for nonvolatile memory applications," *IEEE Trans. Electron Devices*, vol. 58, no. 12, pp. 4235-4240, Dec. 2011.
- [5] X. D. Huang, L. Liu, J. P. Xu, and P. T. Lai, "Nitrided  $\text{La}_2\text{O}_3$  as charge-trapping layer for nonvolatile memory applications," *IEEE Trans. Device Mater. Rel.*, vol. 12, no. 2, pp. 306-310, Jun. 2012.
- [6] G. D. Wilk, R. M. wallace, and J. M. Anthony, "High- $\kappa$  gate dielectrics: Current status and materials properties considerations," *J. Appl. Phys.*, Vol. 89, no. 10, pp. 5243-5275, May 2001.
- [7] S. Jayanti, X. Yang, D. J. Lichtenwalner, "Technique to improve performance of  $\text{Al}_2\text{O}_3$  interpoly dielectric using a  $\text{La}_2\text{O}_3$  interface scavenging layer for floating gate memory structures," *Appl. Phys. Lett.*, Vol. 96, pp. 092905-1-092905-3, Mar. 2010.
- [8] Q. Xu, G. Xu, W. Wang, D. Chen, S. Shi, Z. Han, and T. Ye, "Study on characteristics of thermally stable HfLaON gate dielectric with TaN metal gate," *Appl. Phys. Lett.*, vol. 93, no. 25, pp. 252903-1-252903-3, Dec. 2008.
- [9] Y. Shi, K. Saito, H. Ishikuro and T. Hiramoto, "Effects of traps on charge storage characteristics in metal-oxide-semiconductor memory structures based on silicon nanocrystals," *J. Appl. Phys.*, Vol. 84, no. 4, pp. 2358-2360, Aug. 1998.